Back Home

Custom Processor

A CSE 141L - Project/Computer Architecture Project

View the project on EDA Playground

Custom Processor

This is a custom processor designed with specific constrictions in mind. The architecture is designed for 9-bit instructions, with 8 bit wide internal data paths and storage. The processor is specifically desgined to solve Forward Error Correction tasks and it is inspired by MIPS architecture.

Built with SystemVerilog

The components for the processor were designed based on the MIPS architecture and they were written in SystemVerilog. The componenets were verified, compiled and synthesized using Intel's Quartus Software. The processor was simulated using Intel's Questa Software.

Custom Assembly

To support 9-bit wide insructions, a custom assembly language along wtih assembler had to be designed. Because of the limited bits, a trade-off between instruction complexity and capabilities had to be considered. Some of the tasks that this assembly langauge can solve include : Forward Error Correction Coder, Forward Error Correction Decoder and Pattern Search.